Poster "hardware description languages" Papers
2 papers found
Conference
QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
Yaoyu Zhu, Di Huang, Hanqi Lyu et al.
NEURIPS 2025arXiv:2505.24183
17
citations
VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
Patrick Yubeaton, Andre Nakkab, Weihua Xiao et al.
NEURIPS 2025arXiv:2505.20302
5
citations